

National Aeronautics and Space Administration




## NASA Electronic Parts and Packaging (NEPP) Program

<http://nepp.nasa.gov>

Kenneth A. LaBel  
and Michael J. Sampson  
Co-Managers NEPP Program

### NEPP Mission

- The NEPP mission is to provide guidance to NASA for the selection and application of microelectronics technologies, to improve understanding of the risks related to the use of these technologies in the space environment and to ensure that appropriate research is performed to meet NASA mission assurance needs.




## NEPP Overview

- NEPP supports all of NASA for >15 years
  - 7 NASA Centers and JPL actively participate
- The NEPP Program focuses on the reliability aspects of electronic devices
  - Integrated circuits such as a processor in a computer or optical components such as might be used in a communication link.
- There are three principal aspects of this reliability:
  - Lifetime, inherent failure and design issues related to the electronic parts technology and packaging,
  - Effects of space radiation and the space environment on these technologies, and
  - Creation and maintenance of the assurance support infrastructure required for mission success.

*Electrical overstress failure  
in a commercial electronic device*



- NEPP interests span electronic parts technologies
  - Emerging semiconductors and packages
  - Commonly-used “mission building blocks”
  - New state-of-the-art commercial products
- NEPP is multi-disciplinary
  - Including radiation, materials, test, experimentation, process and specification experts across NASA and its partners
- NEPP has close, cooperative and long-standing relationships with government and non-government entities worldwide
- NEPP provides unique capabilities within NASA
  - Evaluate technologies in advance of mission needs
  - Provide assistance with risk management of technology insertion



NEPP Task: Packaged Device Deprocessing for Testability



**Sample challenges for radiation testing of "simple" memories**

Category	1997	2007	Implication
Device	SRAM	SDRAM DDR2	More complex architecture
Feature Size	$\geq 1.0 \mu\text{m}$	$\leq 90\text{nm}$	Miniscule target
Density	4 Mb	1 Gb	Large tester data storage; Difficult data analysis
Speed	$< 50 \text{ MHz}$	$> 1 \text{ GHz}$	Drives challenges for at-speed test and data collection; transient propagation; thermal/mechanical challenges
Package	DIP or LCC	TSOP or FBGA	Difficult access for heavy ion and high-temperature testing
Notes	Mostly ceramic, simple operating modes	Plastic, flip-chip, many operating modes	Complex signatures for error and data analysis; "Unknown" features

## NEPP Has a Wide Range of FY08 Efforts

- A few samples follow highlighting work on state-of-the-art technologies
  - Keys to missions in early to mid design phases
- NEPP's sister program, NEPAG, focuses on challenges more relevant to the missions that are "bending metal"

## CMOS Scaling – New Challenges



Modeling, simulation, device physics understanding of failure modes, data gathering and analysis, and reliability prediction


- Foundation for technology insertion of the next generation of scaled microelectronics.

CMOS Scaling Reliability  
NEPP POC: Mark White, JPL


Sample CMOS Scaling 90nm Transistor Test

CMOS Scaling Radiation  
NEPP POC: Ken LaBel, GSFC

## Sample NEPP Technology Areas




Leveraging  
Rad-Hard by Design (RHBD) Efforts




SDRAM

Evaluating state-of-the-art memory



Advanced Electronics Packaging




Flash




## Sample Efforts on Advanced Electronic Technologies

Low and high magnification photographs of embedded OpAmp assemblies



Photograph of Quad OpAmp

NEPP POC for embedded actives: Linda Del Castillo, JPL



SiGe RF  
Extreme  
Temperature  
Test Set

NEPP POC for extreme temperature:  
Richard Patterson, GRC

Improving understanding of risk and test methods  
*Can we test anything completely?*

“Complete” Single Event Effect (SEE) Radiation Test Matrix  
for a commercial SDRAM (does not include temperature variations)

3	Number of Samples
68	Modes of Operation
4	Test Patterns
3	Frequencies of Operation
3	Power Supply Voltages
3	Ions
3	Hours per Ion per Test Matrix Point

66096 Hours  
2754 Days  
7.54 Years

### Implications:

Test planning and performance is now application-specific focused  
Existing datasets must be viewed in the same light (application)

## NEPP and FPGAs- A Sampling of Challenges

*Can we "qualify" the system without breaking the bank?*

**New Silicon**  
-90nm CMOS  
-new materials

**New Connectors**  
-higher-speed, lower noise  
-serial/parallel

**New Board Material**  
-thermal coefficients  
-material interfaces

**New Architectures**  
-new interconnects  
-new power distribution  
-new frequencies




**New Workmanship**  
-inspection, lead free  
-stacking, double-sided  
-signal integrity

**New Design Flows/Tools**  
-programming algorithms, application  
-design rules, tools, simulation, layout  
-hard/soft IP instantiation

**New Package**  
-Inspection  
-Lead free

## FPGA Insertion Processes: Viewed as a System


**FPGA Insertion Process**



Successful insertion requires significant contributions from all three areas.

**NEPP POC:**  
**Doug Sheldon, JPL**

## FPGAs: Radiation Testing, Test Method Development, Data Interpretation and User Insertion




NEPP POCs:

Melanie Berg, MEI/GSFC


Greg Allen, JPL

## FPGAs: Packaging and Support Devices




Device Packaging

NEPP POCs: Reza Ghaffarian, JPL  
Jill Mohammed, GSFC



Typical EEPROM bit line  
<http://www.eetimes.com/editorial/2000/applications0012.html>


Radiation and Reliability of FLASH NVMs  
NEPP POCs: Doug Sheldon, JPL (reliability)  
Tim Oldham, PerotSystems/GSFC (radiation)



Radiation Effects on Low-Voltage Regulators  
NEPP POC: Ken LaBel, GSFC (acting)

# NEPP Mission



The NEPP mission is to provide guidance to NASA for the selection and application of microelectronics technologies, to improve understanding of the risks related to the use of these technologies in the space environment and to ensure that appropriate research is performed to meet NASA mission assurance needs.



## NEPP Overview

- NEPP supports all of NASA for >15 years
  - 7 NASA Centers and JPL actively participate
- The NEPP Program focuses on the reliability aspects of electronic devices
  - Integrated circuits such as a processor in a computer or optical components such as might be used in a communication link.
- There are three principal aspects of this reliability:
  - Lifetime, inherent failure and design issues related to the electronic parts technology and packaging.
  - Effects of space radiation and the space environment on these technologies, and
  - Creation and maintenance of the assurance support infrastructure required for mission success.
- NEPP interests span electronic parts technologies
  - Emerging semiconductors and packages
  - Commonly-used "mission building blocks"
  - New state-of-the-art commercial products
- NEPP is multi-disciplinary
  - Including radiation, materials, test, experimentation, process and specification experts across NASA and its partners
- NEPP has close, cooperative and long-standing relationships with government and non-government entities worldwide
- NEPP provides unique capabilities within NASA
  - Evaluate technologies in advance of mission needs
  - Provide assistance with risk management of technology insertion

Electrical or stress failure in a commercial electronic device



NEPP Task Packages Device Deprocessing for Testability

### Sample challenges for radiation testing of "simple" memories


Category	1997	2007	Implication
Device	SRAM	SDRAM DDR2	More complex architecture
Feature Size	$\geq 1.0 \mu\text{m}$	$\leq 90 \text{ nm}$	Miniscule target
Density	4 Mb	1 Gb	Large tester data storage; Difficult data analysis
Speed	$< 50 \text{ MHz}$	$> 1 \text{ GHz}$	Drives challenges for at-speed test and data collection; transient propagation; thermal/mechanical challenges
Package	DIP or LCC	TSOP or FBGA	Difficult access for heavy ion and high-temperature testing
Notes	Mostly ceramic, simple operating modes	Plastic, flip-chip, many operating modes	Complex signatures for error and data analysis; "Unknown" features



# NEPP Has a Wide Range of FY08 Efforts

- A few samples follow highlighting work on state-of-the-art technologies
  - Keys to missions in early to mid design phases
- NEPP's sister program, NEPAG, focuses on challenges more relevant to the missions that are "bending metal"


## CMOS Scaling New Challenges



Modeling, simulation, device physics and understanding of failure modes, data gathering and analysis, and reliability prediction

– Research on new battery technologies for next generation of space applications


CMOS Scaling Reliability  
NEPP POC: Alex Wilson, JPL



Sample CMOS Scaling  
100% Transistor Test

CMOS Scaling Variation  
NEPP POC: Kevin Allen, GSC

## Sample Efforts on Advanced Electronic Technologies




Embedded Architecture  
NEPP POC: Linda Del-Castillo, JPL




SiGe HBT  
Extreme Temperature  
Test Set


## Other Sample NEPP Technology Areas




Leveraging  
Red Hardly Design (RHDE) Effort



3D stacked state-of-the-art memory



Advanced Electronic Packaging



Flash

## Improving Understanding of Risk and Test Methods

Can we test anything completely?

"Complete" Single Event Effect (SEE) Radiation Test Matrix for a commercial SDRAM (does not include temperature variations)

3	Number of Samples
68	Modes of Operation
4	Test Patterns
3	Frequencies of Operation
3	Power Supply Voltages
3	Ions
3	Hours per Ion per Test Matrix Point

66096 Hours

2754 Days


7.54 Years

Implications:


- Test planning and performance is now application-specific (focused)
- Existing datasets must be viewed in the same light (application)

# NEPP and FPGAs - A Sampling of Challenges

Can we "qualify" without breaking the bank?




## FPGA Insertion Processes: Viewed as a System




NEPP POC: Doug Sheldon, JPL

## FPGAs: Radiation Testing, Test Method Development, Data Interpretation and User Insertion




NEPP POCs: Melanie Berg, MEVDSPC; Greg Allen, JPL


## FPGAs: Packaging and Support Devices



Device Packaging  
NEPP POCs: Wade Shafter, JPL  
Jill Mohammed, GSFC



Radiation and Reliability of FLASH NVMe  
NEPP POCs: Doug Sheldon, JPL (reliability)  
Tim Graham, Perot Systems/GSFC (radiation)



Radiation Effects on Low-Voltage Regulators  
NEPP POC: Ken Lofel, GSFC (acting)